A Fault-Tolerant Dual-Port RAM Architecture Using ECC and Conflict Arbitration

This work presents a fault-tolerant dual-port RAM architecture implemented on an FPGA, aimed at improving memory reliability under concurrent access conditions. The proposed design integrates error correction coding (ECC) to detect and correct memory errors during read operations. A round-robin arbitration scheme is employed to handle simultaneous write conflicts between two independent ports accessing the same memory address. The memory is organized using even and odd banks to improve access efficiency and simplify arbitration. Fault injection is incorporated at the memory level to emulate single-bit and double-bit errors, enabling validation of error detection and correction functionality. An automatic scrubbing mechanism updates corrected data back into memory to prevent error accumulation. The design is described in Verilog, simulated for functional verification, and implemented on a Spartan-6 FPGA using Xilinx ISE 14.7. Simulation results and hardware outputs confirm correct dual-port operation, arbitration behavior, and reliable data access. Resource utilization and timing analysis demonstrate that fault tolerance is achieved with acceptable hardware overhead, making the architecture suitable for reliable FPGA-based memory systems.

@article{ijter2026212512285366,
  author = {Somu Goudagavi and Suhas G V and Dr. Sunitha Y N and Amar Ghule},
  title = {A Fault-Tolerant Dual-Port RAM Architecture Using ECC and Conflict Arbitration },
  journal = {International Journal of Technology &  Emerging Research },
  year = {2026},
  volume = {2},
  number = {1},
  pages = {1-9},
  doi =  {10.64823/ijter.2601001},
  issn = {3068-109X},
  url = {https://www.ijter.org/article/212512285366/a-fault-tolerant-dual-port-ram-architecture-using-ecc-and-conflict-arbitration},
  abstract = {This work presents a fault-tolerant dual-port RAM architecture implemented on an FPGA, aimed at improving memory reliability under concurrent access conditions. The proposed design integrates error correction coding (ECC) to detect and correct memory errors during read operations. A round-robin arbitration scheme is employed to handle simultaneous write conflicts between two independent ports accessing the same memory address. The memory is organized using even and odd banks to improve access efficiency and simplify arbitration. Fault injection is incorporated at the memory level to emulate single-bit and double-bit errors, enabling validation of error detection and correction functionality. An automatic scrubbing mechanism updates corrected data back into memory to prevent error accumulation. The design is described in Verilog, simulated for functional verification, and implemented on a Spartan-6 FPGA using Xilinx ISE 14.7. Simulation results and hardware outputs confirm correct dual-port operation, arbitration behavior, and reliable data access. Resource utilization and timing analysis demonstrate that fault tolerance is achieved with acceptable hardware overhead, making the architecture suitable for reliable FPGA-based memory systems.},
  keywords = {Dual-Port RAM, FPGA, Error Correction Code, Arbitration, Memory Scrubbing, Fault Injection},
  month = {Jan},
}

Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.